Course name	ECE 55801 Advanced Systems on a Chip (SoC) Designs for
	Image Processing using FPGAs (ECE 595)
Credit and contact hours	(3 cr.) Class 3
Course coordinator's name	Lauren Christopher
Textbook	Pedroni, Volnei A., <i>Circuit Design and Simulation with VHDL</i> , 2 nd Ed., MIT Press, ISBN-10: 0262014335 ISBN-13: 978-0262014335
Course information	2014-16 IUPUI Campus Bulletin description: ECE 55801 Advanced Systems on a Chip (SOC) Designs for Image Processing using FPGAs. Credit 3. P: ECE 42100 and ECE 30100; or Graduate Standing. This class covers advanced concepts in using Field Programmable Gate Arrays (FPGAs) designed with an HDL (VHDL for example: Very High Speed IC Hardware Description Language). The students will learn complex interface design, advanced hardware and embedded system design and parallel processing. Projects and lessons will focus on applications in Digital Imaging Systems. Lecture and projects covering topics including: VHDL mapped to FPGA for state machine design, hardware and software VGA control, image filtering, data transfer to PCI bus, and embedded controller integration. Prerequisites/ Co-Requisite P: ECE 42100 and ECE 30100; or Graduate Standing
	Required, Elective, or Selected Elective: EE Elective, CE Elective
Goals for the course	 Upon successful completion of the course, students should be able to Design and simulate complex systems for FPGA using and HDL. [a, b, c] Map system designs to FPGA hardware. [a, b, c, e, k] Develop FPGA system with embedded software. [a, b, c, e, k] Apply FPGA design to image processing problems. [a, b, c, e] Use a team to develop a novel design of an imaging system on the FPGA. [c, d, k]
List of topics to be covered	 Course Instructions, introduction and review (2 classes) System Design with VHDL (3 classes) Extended and Advanced Design with FPGAs (3 classes) Image Processing with FPGA (4 classes) Student Final Team Project (4 classes) Quizzes and Exams (2-4 classes) Laboratory Projects:

	The course will include homework and Xilinx board lab design
	projects. This will involve programming in VHDL or Verilog
	and the use of simulation tools and hands-on experiments with
	FPGA development boards. The students will submit short
	project reports for the individual small projects. Final Project will
	be a team effort which requires the students to submit a written
	project report and give a presentation.
Syllabi approved by	Lauren Christopher
Date of approval	04/16/2016